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Abstract. Synthesis of fractional capacitor using classical
analog circuit synthesis method was described in [6]. The
work presented in this paper is focused on synthesis of the
same problem by means of evolutionary method simulated
annealing. Based on a given desired characteristic function
such as input impedance or transfer function, the proposed
method is able to synthesize topology and values of the com-
ponents in the desired analog circuit. Comparison of the
results given in [6] and results obtained by the proposed
method are given and discussed.
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1. Evolutionary Electronics
Evolutionary electronics synthesis methods are able to
design electronic circuits by simply directing their search
towards meeting the desired specifications only. This way
electronic circuits can be designed without deeper un-
derstanding their rules. Evolutionary electronics synthesis
methods can also be used for problems where classical cir-
cuit synthesis methods cannot be used or do not exist. In the
last two decades, a number of papers focusing on the evo-
lutionary synthesis of electronics have been published. John
Koza is the leading person of the research focused on em-
ploying genetic programming [1] where tree representation
of the circuits is used. Although this method is very pop-
ular, its strong drawback is its huge computational effort.
Other attempts to solve analog circuit synthesis problems
were made by means of genetic algorithms (GA). J. Grim-
bleby has presented hybrid GA with two levels of synthesis.
In the first level, topology of the circuit is selected. In the
second level, values of the components are determined us-
ing numerical optimization [2]. R. Zebulum has presented
three types of GA with variable length representation called
OLG, ILG, UDIP [3]. A. Das and R. Vermuri have presented
their method called GAPSYS which is suitable for design
of passive analog circuits. Their another attempt to tackle
analog circuit synthesis problem led to a method employ-
ing graph grammar based approach which is using dynami-
cally obtained design-suitable building blocks [4]. C. Matti-
nusi designed its own method called AGE which is based on
GA with genotype formed of alphabet of ascii letters. This
method is also suitable for design of neural networks [10].
A number of different types of methods of encoding
an analog electronic circuits have been published. The sim-
plest one is the direct encoding as used by Grimbleby [2]. Its
drawback is a high number of lifeless individuals produced
by crossover in case of using GA [11]. This type of encod-
ing is also used in the proposed method, however, since the
crossover-free optimization method is used (simulated an-
nealing), the problem of generation of lifeless individuals by
crossover is not present in this work. Another type of en-
coding is developmental encoding which uses a sequence of
instructions called OP codes which construct the topology of
the circuit. The benefit of using of this method is low num-
ber of unsimulatable circuits generated by crossover. On the
other hand there can be restriction of the circuit topologies
which can be encoded using this method. Developmental
encoding was used for example in [12] or [13]. Descrip-
tion of the analog circuit using adjacent matrix have been
presented by Mesquita [11]. The principle is to represent
analog circuit topology as a graph which is defined by a 2-
dimensional matrix. For the purpose of crossing, this matrix
is transformed into rows and special crossover is used. The
use of this method for design of antenna matching network
was presented in [14].
With progress in evolutionary techniques, new evo-
lutionary methods are employed in the field of evolution-
ary electronics. Zinchenko has presented several papers de-
scribing synthesis of analog electronics employing univari-
ate marginal distribution algorithm (UMDA). For example,
synthesis of mixed analog-digital circuits was presented in
[15]. UMDA was also used in [13] where the algorithm de-
termines the numbers of capacitors, resistors and inductors
in the analog circuit.
The presented work is focused on evolutionary syn-
thesis of analog electronic circuits by means of pure sim-
ulated annealing algorithm. This method was used in AS-
TRX/OBLS [16] however the systems were targeted to syn-
thesis of sizing of the analog circuit only. The presented
method is focused on synthesis of both the topology and also
the values of the components.
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2. Synthesis of Analog Electronics by
Means of Simulated Annealing
Simulated annealing (SA) is a method of global opti-
mization which is able to find the minimum of a given search
space [5]. Its best feature is the ability of not getting stuck in
local optima of a complicated search space. Unlike for some
other global optimization methods, a proof of statistical con-
vergence of SA can be made [17]. Flow chart of the simu-
lated annealing algorithm as used in the proposed method is
presented below as Algorithm 1.
Algorithm 1 Simulated annealing
1: k← 0,randInit(e)
2: while T > Tf do
3: T ← temp(k,T0,r)
4: δx← rand{−1,1}
5: en← e,en(i)← en(i)+δx
6: ∆c← (c(en)−c(e))
7: if Pa(T,∆c)>rand then
8: e← en
9: end if
10: k← k+1
11: end while
As you can see in Algorithm 1, the first step of SA is
initialization of counter k and solution e which is set ran-
domly. Thereafter the main iteration loop begins. In every
iteration, temperature T is calculated according to an expo-
nential cooling scheme given by (1) [5].
T = T0.exp(−r.k). (1)
The coefficient r defines the speed of cooling. In the next
step, neighborhood en of the actual state e is generated. Vari-
able of solution e is randomly chosen and its value is, based
on the result of random generator, increased or decreased
by 1. After evaluation of the cost of neighborhood c(en),
difference of cost of neighborhood and cost of old state can
be computed. According to (2), neighborhood en is accepted
as the new state e or not,
Pa =
1
(1+ exp(∆/T )
. (2)
While the current temperature T is decreasing, the described
process is repeated until T reaches the defined final temper-
ature Tf .
For encoding analog circuit topology and values of
the components, a simple direct representation was used
[2], [11]. As mentioned in the introduction, this encoding
method is not very suitable for use with genetic algorithms
where its crossover produces a high number of unsimulatable
circuit topologies. Nevertheless, since we use crossover-free
optimization method, this method of encoding is sufficient
for our purpose. Direct encoding method will be described
in the text bellow.
Encoding string e is formed of n integer numbers. For
passive circuits, every component of the circuit is defined by
a sequence of 5 integer variables. Therefore the maximal
complexity of encoded circuit is n/5.
L1
8e-3H
R1 
C1
(1)
Encoding string of the circuit:
(2)
(3)
 2 1 2 9 15 0 2 3 3 8 1 2 3 4 23    
        C1            L1           R1    
23e4Ω
15e-9F
a) b)
Fig. 1. a) Example of analog circuit, b) its encoding string.
Every component of the encoded circuit is described by
a sequence of 5 integer variables defining its type, connec-
tion node 1, connection node 2, exponent (exp) and mantisa
(man). Definition of types of components is: 0 - L, 1 - R, 2 -
C. Numbers (1), (2), (3) in the schematic in Fig. 1a denote
the names of the nodes. For example capacitor C1 which is
connected to nodes 1 and 2 is defined by sequence 2 1 2 9 15
(first five numbers in the encoding string in Fig. 1b). Its
value can be computed as C1 = man.10p.exp, where p =−1
for capacitors, exp = 9 and man = 15. This way other com-
ponents of the circuit in Fig. 1a can be encoded. The method
allows encoding of all kinds of electrical components as for
example transistors or operational amplifiers.
The cost of the circuit c(en) defined by encoding string
en is computed using (5) which is a weighted summation
of deviations in magnitude and phase responses of the ac-
tual solution. Deviation of magnitude ∆m is computed as
summation of differences of desired magnitude character-
istic fdm and magnitude of actual solution fam over m fre-
quency points (see (3)). Deviation of phase ∆p is computed
as a summation of differences of the desired phase charac-
teristic fd p and phase of actual solution fap (see (4)).
∆m =
m
∑
i=1
( fdm(i)− fam(i))2, (3)
∆p =
m
∑
i=1
( fd p(i)− fap(i))2, (4)
cost = ∆mwm+∆pwp. (5)
Experiments have shown that the deviation of magni-
tude ∆m in (5) is not necessary however it helps the search
process to be guided towards the desired solution. Responses
of the encoded circuits are computed using nodal analysis in
Matlab. Since ideal resistors, capacitors and inductors are
used the nodal analysis consists only in construction of ad-
mittance matrices for all frequency points and calculation of
its determinants. Approximate duration of one simulation is
5 ms. If there is a requirement of different circuit compo-
nents than passive RLC only, external circuit simulator has
to be used. The cost evaluation is then formed from two
steps. The first one is generating of netlist file. The second
one is simulation using a spice-compatible circuit simula-
tor (HSPICE, NGSPICE). The simulator allows to employ
a wide variety of types of the components and circuit analy-
sis methods. On the other hand, the time of single simulation
increases to tens of ms. For numbers of cost function evalu-
ations like 1e6, this time is very significant.
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3. Design of Fractional Capacitor
Using Classical Method of Synthesis
Authors of [6] describe approximation of fractional
capacitors (1/s)1/n by a regular Newton process and they
present its RLC network representations which are obtained
using a classical method of analog circuit synthesis. Syn-
thesis of the fractional order systems is discussed also in
[7], [8], [9], [21]. The problem of synthesis of the circuit ap-
proximation of (6) was adopted from the mentioned paper
and will be used for demonstration of synthesis capabilities
of the proposed method. In [6] function (6) was approxi-
mated by 5th order function (7) which was obtained using
symbolic analyzer SNAP [20].
Zin = s−0.6 (6)
Zin =
8.58s4+255s3+405s2+
1s5+94.2s4+472s3+
· · ·
· · · +35.9s+0.169
+134.8s2+2.627s+9.8.10−3
(7)
In Fig. 2 the realization of function (6) is shown as pre-
sented in [6]. For the rest of the paper, the circuit will be
called ”original approximation circuit”.
R1
68.8e-3Ω
C1
163.4e-3F
R2
337.5e-3Ω
C2
592.7e-3F
R3
1.9125Ω
C3
1.8597F
R4
14.85Ω
C4
4.26F
R5
15e-3Ω
C5
13.333F
Fig. 2. Schematic of the original approximation circuit.
Comparison of magnitude of Zin of original approximation
circuit and function (6) is presented in Fig. 3. The broken
line represents function (6), the solid line represents origi-
nal approximation circuit. Since the deviation is not clear
from the picture, absolute value of difference of both curves
plotted in Fig. 3 is presented in Fig. 4.
Deviations of magnitude of Zin of original approxima-
tion circuit at borders and inside of the used frequency range
are summarized in Tab. 1.
ω[rad/s] 0.01 100 0.3311
∆mag[dB] 0.71 0.46 0.61
Tab. 1. Maximal magnitude deviations of Zin of the original ap-
proximation circuit.
The phase characteristic of Zin of the original approxi-
mation circuit is presented in Fig. 5. As in the case of mag-
nitude of Zin, Fig. 6 presents absolute values of differences
between curves in Fig. 5.
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Fig. 3. Comparison of magnitude of Zin of the original approxi-
mation circuit and ideal function (6).
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Fig. 4. Deviation of magnitude of Zin of the original approxima-
tion circuit.
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Fig. 5. Comparison of phase of Zin of the original approximation
circuit and ideal function (6).
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Fig. 6. Phase deviation of Zin of the original approximation cir-
cuit.
R1
0.19Ω
C5
0.67F
C1
0.12F
C2
1.23F R32.6Ω
R5
0.09Ω
C3
5.7F
R2
32Ω
C4
0.85F
R4
4.1Ω
in
Fig. 7. Schematic of the best found solution.
ω[rad/s] 0.01 100 0.14
∆phas[◦] 26.3 7.98 5.2
Tab. 2. Maximal phase deviations of Zin of the original approx-
imation circuit.
Highest deviations of ideal function (6) and phase re-
sponse of original approximation circuit are summarized in
Tab. 2.
4. Solution of the Proposed Method
The goal of the synthesis is to design a circuit which
approximates the function (6). The only informations sup-
plied to the synthesis system are the desired magnitude and
phase characteristics of (6) and the maximal number of used
components which was set to 10. The number was chosen
to use the same maximal circuit complexity as the original
approximation circuit. The synthesis method is set to use
resistors, capacitors and inductors only. The constrains of
values of the components were set to allow the optimiza-
tion to reach the same components values as presented in the
paper [6]. Since the used angular frequency range is from
0.01 rad/s to 100 rad/s, the values of the components are set
to non-realistic values. The maximal ranges of values of all
the three types of components (RLC) were set to 10−4 to
105. Note that the values of resistors can also be negative.
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Fig. 8. Comparison of magnitude of Zin of the synthesized cir-
cuit and desired function (6).
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Fig. 9. Magnitude deviation of Zin of the synthesized circuit.
initial temperature T0 6000
cooling coefficient r 7.10−5
final temperature Tf 3.10−10
number of variables n 50
number of frequency points m 101
magnitude weigth wm 1
phase weigth wp 2
Tab. 3. Parameters of the optimization method.
For the synthesis of the problem 440.103 cost func-
tion evaluations were used and the synthesis took 80 min
on a standard PC (Intel Core2 6420@2GHz, 1GB RAM).
20 instances of the simulated annealing algorithm were exe-
cuted. Cost value of the best found circuit was cost = 2.4537
(∆m = 0.2419 and ∆p = 1.1059). Its schematic is presented
in Fig 7.
The magnitude response is given in Fig. 8. Absolute
value of deviation of the magnitude is presented in Fig. 9.
As can be seen in Fig. 9 the maximal errors of the mag-
nitude response were at the borders of the used frequency
range. At these frequencies the response of the circuit neigh-
borhoods with the unoptimized areas of the circuit behavior
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Fig. 10. Comparison of phase of Zin of the synthesized circuit
and the desired function (6).
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Fig. 11. Phase deviation of Zin of the synthesized circuit.
and it affects the response of the circuit in the range where
it is optimized. Three highest deviations in the magnitude of
Zin of the synthesized circuit are presented in Tab. 4.
ω[rad/s] 0.01 100 0.30
∆mag[dB] 0.93 0.92 0.27
Tab. 4. Deviations of magnitude of Zin for the synthesized cir-
cuit.
Phase response of the synthesized circuit is presented
in Fig. 10. The absolute value of difference of these curves
is presented in Fig 11.
Three highest deviations of the phase characteristic at
the borders and inside the used frequency range are pre-
sented in Tab. 5.
ω[rad/s] 0.01 100 0.58
∆phas[◦] 3 4.2 1.5
Tab. 5. Deviations of phase of Zin for the synthesized circuit.
Zeros and poles diagram of the synthesized circuit is
presented in Fig. 12.
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Fig. 12. Zeros and poles diagram.
In the text bellow the original approximation circuit
and the circuit obtained using the proposed method will be
compared. Comparison of the deviations of magnitude of Zin
for both circuits is presented in Tab. 6.
original ω[rad/s] 0.01 100 0.33
circuit ∆mag[dB] 0.71 0.46 0.61
synthesized ω[rad/s] 0.01 100 0.30
circuit ∆mag[dB] 0.93 0.92 0.27
Tab. 6. Comparison of deviations of magnitude of Zin for the
original and the synthesized circuit.
Except deviations at boundaries of the used frequency
range (as commented above) the highest deviation in the
used frequency range for the original approximation circuit
is ∆mag = 0.61 dB at angular frequency 0.33 rad/s. For the
solution of the proposed method, the highest deviation of the
magnitude is ∆mag = 0.27 dB at angular frequency 0.30 rad/s.
Thus the terms of deviation in magnitude the accuracy of
the synthesized circuit is more than two times better than
the original approximation circuit. Note that the number of
components is the same for both circuits. Comparison of
maximal deviations of phase of Zin is presented in Tab 7.
original ω[rad/s] 0.01 100 0.14
circuit ∆phas[◦] 26.3 7.98 5.2
synthesized ω[rad/s] 0.01 100 0.58
circuit ∆phas[◦] 3.0 4.2 1.5
Tab. 7. Comparison of deviations of phase of Zin for original
and synthesized circuit.
As in the case of magnitude Zin, deviation of phase is
also highest at the borders of the used frequency range for
both circuits. The highest phase deviation inside the used
frequency range for the original circuit is ∆phas = 5.2◦ at an-
gular frequency 0.14 rad/s and for the synthesized circuit it
is ∆phas = 1.5◦ at angular frequency 0.58 rad/s. Thus phase
accuracy of the synthesized circuit is more than three times
better than the original approximation circuit.
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Although the probability of using of the all three com-
ponent types (resistors, capacitors, inductors) was equal dur-
ing the synthesis process, the synthesized circuit does not
include any inductors (see Fig. 7). As the synthesis method
was constrained to use maximally 10 components, it seems
that using only capacitors and resistors allows the method to
reach a lower cost value than in the case of solutions where
also inductors are included.
The synthesis of approximation circuit with desired in-
put impedance characteristic was presented. The problem
was chosen for comparison of the new proposed method
of synthesis to classic analog circuit synthesis method. Al-
though the problem was formulated as synthesis of analog
network with desired input impedance (one-port network),
the problem can be easily formulated as searching for the
analog network with desired transfer function (7) (two-port
network).
5. Experimental Verification
Since the frequency range and values of the compo-
nents of the synthesized approximation circuit (Fig. 7) are
rather theoretical than practical, a simple method will be
presented for transformation of the synthesized approxima-
tion circuit to frequency range and values of the components
which are more suitable for practical realization.
The transformation is very simple. Let’s define trans-
formation coefficients kr and kc which denote transforma-
tion of values of resistors and capacitors respectively. Trans-
formed value R′i of resistor Ri can be obtained as R′i = krRi.
Similarly the transformed value C′i of capacitor Ci can be
obtained as C′i = kcCi. The values of coefficients kr and kc
are chosen to meet the desired frequency range and to obtain
feasible values of the components. For the purpose of the
experimental verification the angular frequency range was
transformed to ω1=100 rad/s, ω2 = 1.106 rad/s which corre-
sponds to frequency range f1=15.9 Hz, f2= 159 kHz. Val-
ues of the components were transformed to the range which
allows easy implementation of the synthesized circuit at ex-
perimental board using passive components of standard E24
series. The transformation coefficients were set to kr = 1.103
and kc = 1.10−7. Values of the components before and af-
ter the transformation are presented in Tab. 8 and Tab. 9
respectively.
Magnitude and phase characteristics of the transformed
approximation circuit are presented in Fig. 13 and Fig. 14 re-
spectively. Note that the transformation which was described
above introduces a multiplier constant to (7). The constant
can be represented as additional voltage gain. In Fig. 13 the
multiplier constant causes shifting of the magnitude of Zin
60 dB upwards (compare Fig. 13 to Fig. 8). Note that the
phase characteristic is not influenced.
The measurement was performed using automatic
impedance measurement system based on Agilent VEE soft-
R1 R2 R3 R4 R5
0.19 Ω 32 Ω 2.6 Ω 4.1 Ω 0.09 Ω
C1 C2 C3 C4 C5
0.12 F 1.23 F 5.7 F 0.85 F 0.67 F
Tab. 8. Values of the components before the transformation.
R1 R2 R3 R4 R5
190 Ω 32 kΩ 2.6 kΩ 4.1 kΩ 90 Ω
C1 C2 C3 C4 C5
12 nF 123 nF 570 nF 85 nF 67 nF
Tab. 9. Values of the components after the transformation.
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Fig. 13. Magnitude characteristic of Zin of the transformed cir-
cuit.
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Fig. 14. Phase characteristic of Zin of the transformed circuit.
ware and devices Agilent 33220A and Agilent 54621A. See
[22] for more details. Comparison of the magnitude char-
acteristics of the simulated and the measured circuit is pre-
sented in Fig. 15. Absolute value of difference of these two
characteristics is presented in Fig. 16.
Similarly comparison of the phase characteristics of the
simulated and the measured circuits is presented in Fig. 17.
Its difference is presented in Fig. 18.
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Fig. 15. Comparison of magnitude characteristics for the mea-
surement and the simulation.
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Fig. 16. Magnitude deviation of the measured circuit.
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Fig. 17. Comparison of phase characteristics for the measure-
ment and the simulation.
As can be seen in Fig. 15 to Fig. 18 the highest de-
viations of the measured and the simulated circuits are for
ω = 144,5.103 rad/s. The deviations are ∆m = 1.07dB for
magnitude (Fig. 16) and ∆p = 2.652◦ for phase (Fig. 18).
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Fig. 18. Phase deviation of the measured circuit.
There are two main reasons for the deviation between
the simulated and the measured responses. The first one is
that the components of the realized circuit were chosen from
E24 series. This selection causes lower precision of the val-
ues of the used components and therefore the approxima-
tion function (7) is not fully accomplished. The second rea-
son is worse performance of the used experimental board at
higher frequencies however since the highest used angular
frequency was 1.106 rad/s (159 kHz), the frequency influ-
ence of the experimental board should be negligible.
The main aim of the measurement was experimental
verification of the proposed synthesized circuit what was
accomplished. The measurement has shown that even for
lower precision realization of the synthesized circuit (using
components of standard E24 series), magnitude and phase
responses with acceptable deviations can be obtained.
6. Conclusion
Evolutionary electronics synthesized method based on
the simulated annealing global optimization method was
proposed. Synthesis ability of the method was verified on the
synthesis problem of a fractional capacitor circuit adopted
from [6]. The proposed method was configured to use the
same maximal circuit complexity (and therefore also the
same order of the approximation function) as the original ap-
proximation circuit presented in [6]. Experiment has shown
that the proposed method is able to reach better accuracy
than classical method of analog circuit synthesis. For the
given desired fractional order system Zin = s−0.6 the pro-
posed method was able to synthesize topology and values of
the components of the approximation circuit. The maximal
deviations of the best circuit which was found by the pro-
posed synthesis method were ∆m = 0.27 dB and ∆p = 1.5 ◦.
Maximal magnitude deviation of the synthesized circuit was
more than two times lower than the original approximation
circuit. Maximal phase deviation was more than three times
lower. The discovered network can be used for synthesis
of chaotic circuits with fractional dimension. The system-
atic design procedure for autonomous chaotic systems can
be found in [18] and for driven dynamics in [19].
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